
Gifting Made Simple
Give the Gift of ChoiceClick below to purchase a Prairie Mall eGift Card that can be used at participating retailers at Prairie Mall.Buy Gift CardHome
Energy Efficient Hardware-software Co-synthesis Using Reconfigurable Hardware
Coles
Loading Inventory...
Energy Efficient Hardware-software Co-synthesis Using Reconfigurable Hardware
By None
Current price: $155.50

Coles
Energy Efficient Hardware-software Co-synthesis Using Reconfigurable Hardware
By None
Current price: $155.50
Loading Inventory...
Size: Paperback
*Product information and pricing may vary - to confirm current pricing, availability, shipping, and return information please contact Coles. In the event of a pricing discrepancy, the retailer's price will apply.
Rapid energy estimation for energy efficient applications using field-programmable gate arrays (FPGAs) remains a challenging research topic. Energy dissipation and efficiency have prevented the widespread use of FPGA devices in embedded systems. Helping overcome these challenges, this book offers solutions for the development of energy efficient applications using FPGAs. It provides a framework for high-level hardware-software application development, describes energy performance modeling for reconfigurable system-on-chip devices, and explores energy efficient designs for various applications. The authors present a two-step rapid energy estimation technique that enables high-level design space exploration and offer a hardware-software design for energy efficient implementations of operating systems.
Rapid energy estimation for energy efficient applications using field-programmable gate arrays (FPGAs) remains a challenging research topic. Energy dissipation and efficiency have prevented the widespread use of FPGA devices in embedded systems. Helping overcome these challenges, this book offers solutions for the development of energy efficient applications using FPGAs. It provides a framework for high-level hardware-software application development, describes energy performance modeling for reconfigurable system-on-chip devices, and explores energy efficient designs for various applications. The authors present a two-step rapid energy estimation technique that enables high-level design space exploration and offer a hardware-software design for energy efficient implementations of operating systems.




















