Coles

Loading Inventory...
Design and Test Strategies for 2D/3D Integration for NoC-based Multicore Architectures

Design and Test Strategies for 2D/3D Integration for NoC-based Multicore Architectures in Grande Prairie, AB

Current price: $80.50
Get it at ColesVisit retailer's website
Design and Test Strategies for 2D/3D Integration for NoC-based Multicore Architectures

Coles

Design and Test Strategies for 2D/3D Integration for NoC-based Multicore Architectures in Grande Prairie, AB

Current price: $80.50
Loading Inventory...

Size: Paperback

*Product information and pricing may vary - to confirm current pricing, availability, shipping, and return information please contact Coles. In the event of a pricing discrepancy, the retailer's price will apply.
This book covers various aspects of optimization in design and testing of Network-on-Chip (NoC) based multicore systems.  It gives a complete account of the state-of-the-art and emerging techniques for near optimal mapping and test scheduling for NoC-based multicores. The authors describe the use of the Integer Line Programming (ILP) technique for smaller benchmarks and a Particle Swarm Optimization (PSO) to get a near optimal mapping and test schedule for bigger benchmarks. The PSO-based approach is also augmented with several innovative techniques to get the best possible solution. The tradeoff between performance (communication or test time) of the system and thermal-safety is also discussed, based on designer specifications.   Provides a single-source reference to design and test for circuit and system-level approaches to (NoC) based multicore systems; Gives a complete account of the state-of-the-art and emerging techniques for near optimal mapping and test scheduling in (NoC) based multicore systems; Organizes chapters systematically and hierarchically, rather than in an ad hoc manner, covering aspects of optimization in design and testing of Network-on-Chip (NoC) based multicore systems.
This book covers various aspects of optimization in design and testing of Network-on-Chip (NoC) based multicore systems.  It gives a complete account of the state-of-the-art and emerging techniques for near optimal mapping and test scheduling for NoC-based multicores. The authors describe the use of the Integer Line Programming (ILP) technique for smaller benchmarks and a Particle Swarm Optimization (PSO) to get a near optimal mapping and test schedule for bigger benchmarks. The PSO-based approach is also augmented with several innovative techniques to get the best possible solution. The tradeoff between performance (communication or test time) of the system and thermal-safety is also discussed, based on designer specifications.   Provides a single-source reference to design and test for circuit and system-level approaches to (NoC) based multicore systems; Gives a complete account of the state-of-the-art and emerging techniques for near optimal mapping and test scheduling in (NoC) based multicore systems; Organizes chapters systematically and hierarchically, rather than in an ad hoc manner, covering aspects of optimization in design and testing of Network-on-Chip (NoC) based multicore systems.

Find at Prairie Mall in Grande Prairie, AB

Visit at Prairie Mall in Grande Prairie, AB
Powered by Adeptmind